## In the Claims

Claims 1-61 (canceled).

Claim 62 (original): A process of forming a semiconductor-on-insulator construction, comprising:

forming a first layer over a substrate, the first layer being electrically insulative; forming a plurality of discrete islands of material over the first layer; forming crystals in the material of the discrete islands;

forming a second layer over the discrete islands, the second layer comprising silicon and germanium;

forming metal in physical contact with the second layer; and

utilizing the metal for metal-induced-lateral-recrystallization of the second layer, the metal-induced-lateral-recrystallization converting the second layer to a crystalline material.

Claim 63 (original): The method of claim 62 wherein the crystalline material consists of a single crystal.

Claim 64 (original): The method of claim 62 wherein the crystalline material is polycrystalline.

Claim 65 (original): The method of claim 62 further comprising removing the metal from over the crystalline material.

Claim 66 (original): The method of claim 62 wherein the substrate comprises one or more of glass, semiconductive material, metal, plastic, SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>.

Claim 67 (original): The method of claim 62 wherein the first layer consists of silicon dioxide.

Claim 68 (original): The method of claim 62 wherein the material of the discrete islands consists of silicon or doped silicon.

Claim 69 (original): The method of claim 62 wherein the material of the discrete islands consists of doped silicon in which the dopant concentration is from about 10<sup>14</sup> atoms/cm<sup>3</sup> to about 10<sup>20</sup> atoms/cm<sup>3</sup>.

Claim 70 (original): The method of claim 62 wherein the discrete islands have a thickness of from about 5 nanometers to about 10 nanometers.

Claim 71 (original): The method of claim 62 wherein the second layer consists of silicon and germanium.

Claim 72 (original): The method of claim 62 wherein the second layer consists of silicon, germanium and one or more dopants.

Claim 73 (original): The method of claim 62 wherein the second layer has a thickness of from about 50 nanometers to about 100 nanometers.

Claim 74 (original): The method of claim 62 wherein the metal comprises nickel.

Claim 75 (original): The method of claim 62 wherein the forming the crystals in the material of the discrete islands comprises implanting helium into said material to form voids and subsequently exposing said material to laser-emitted electromagnetic radiation to form the crystals.

Claim 76 (original): The method of claim 75 further comprising forming a cap over the discrete islands prior to implanting the helium, and removing the cap prior to forming the second layer.

Claim 77 (original): The method of claim 76 wherein the cap comprises silicon dioxide.

Claim 78 (original): The method of claim 62 further comprising converting at least a portion of one or more of the islands to silicon dioxide after forming the second layer and prior to the metal-induced-lateral-recrystallization.

Claim 79 (original): The method of claim 78 wherein the converting comprises implanting O<sub>2</sub> into said one or more of the islands.

Claim 80 (original): The method of claim 62 further comprising:

forming a third layer over the second layer;

removing portions of the third layer to form openings extending through the third layer to the second layer; and

forming the metal within the openings.

Claim 81 (original): The method of claim 80 wherein the third layer comprises silicon dioxide.

Claim 82 (currently amended): A process of forming a transistor associated with a semiconductor-on-insulator construction, comprising:

forming a first layer over a substrate, the first layer being electrically insulative; forming a plurality of discrete islands of material over the first layer;

exposing the material of the discrete islands to helium and laser-emitted electromagnetic radiation;

forming a second layer over the discrete islands, the second layer comprising silicon and germanium;

forming metal in physical contact with the second layer and utilizing the metal for metal-induced-lateral-recrystallization of the second layer, the metal-induced-lateral-recrystallization converting the second layer to a crystalline material;

forming a transistor gate over the crystalline material; and

forming a pair of source/drain regions gatedly connected to one another by the gate and extending into the crystalline material.

Claim 83 (original): The method of claim 82 wherein the forming the source/drain regions comprises implanting dopant into the crystalline material.

Claim 84 (original): The method of claim 82 wherein the crystalline material has a relaxed crystalline lattice, and further comprising:

forming a strained crystalline lattice over the relaxed crystalline lattice; and forming the transistor gate over the strained crystalline lattice.

Claim 85 (original): The method of claim 84 wherein the strained crystalline lattice and relaxed crystalline lattice together define a crystalline mass having a thickness of less than or equal to 2000Å.

Claim 86 (original): The method of claim 84 wherein the strained crystalline lattice includes silicon.

Claim 87 (original): The method of claim 84 wherein the strained crystalline lattice includes silicon and germanium.

Claim 88 (original): The method of claim 82 wherein the transistor gate and source/drain regions are comprised by an NFET device.

Claim 89 (original): The method of claim 82 wherein the transistor gate and source/drain regions are comprised by a PFET device.

Claim 90 (original): The method of claim 82 wherein the transistor gate and source/drain regions are associated with an active region which extends into the crystalline material, and wherein an entirety of the active region within the crystalline material is within only a single crystal of the crystalline material.

Claim 91 (original): A method of forming a memory device, comprising:

forming a buffer layer over a substrate;

forming a first crystalline layer over the buffer layer; the first crystalline layer having a relaxed crystalline lattice and comprising silicon and germanium;

forming a second crystalline layer over the first crystalline layer, the second crystalline layer having a strained crystalline lattice;

forming a transistor gate over the second crystalline layer;

forming a pair of source/drain regions proximate the gate and extending into the first and second crystalline layers; the transistor gate and source/drain regions together being comprised by a transistor; and

forming a capacitor electrically connected with one of the source/drain regions.

Claim 92 (original): The method of claim 91 wherein the first crystalline layer is monocrystalline.

Claim 93 (original): The method of claim 91 wherein the first crystalline layer is polycrystalline.

Claim 94 (original): The method of claim 91 wherein the second crystalline layer is monocrystalline.

Claim 95 (original): The method of claim 91 wherein the second crystalline layer is polycrystalline.

Claim 96 (original): The method of claim 91 wherein the first and second crystalline layers together have a thickness of less than or equal to about 2000Å.

Claim 97 (original): The method of claim 91 wherein the transistor has an active region extending through the second crystalline layer and into the first crystalline layer; the active region thus having a portion within the first crystalline layer; the portion of the active region within the first crystalline layer including only one single crystal of the first crystalline layer.

Claim 98 (original): The method of claim 91 wherein the strained crystalline lattice includes silicon; and wherein crystalline grains of the strained crystalline lattice are in a one-to-one correspondence with crystalline grains of the relaxed crystalline lattice.

Claim 99 (original): The method of claim 91 wherein the strained crystalline lattice includes silicon and germanium; and wherein crystalline grains of the strained crystalline lattice are in a one-to-one correspondence with crystalline grains of the relaxed crystalline lattice.

Claim 100 (original): The method of claim 91 wherein the forming the capacitor comprises:

forming a first electrode comprising n-type silicon:

forming a dielectric material over the first electrode; and

forming a second electrode comprising n-type silicon over the dielectric material.

Claim 101 (original): The method of claim 100 wherein the dielectric material comprises one or more of silicon nitride, aluminum oxide, TiO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub> and ZrO<sub>2</sub>.